Controllable self-checking (CSC) checkers can be included into concurrent checking schemes where only a subset of code words will be checked for correctness. A CSC checker can have up to four working modes, depending on the scheme in which it operates. The checker can work in the system mode as well as in a test mode. In both modes the checker can either pelform its usual check function or suppress it, according to a pair of control signals. We present two types of CSC checkers, the OR-type and the XOR-type CSC checker. If a CSC checker does not receive enough code words to be self-checking it can be supported by internal off-line test capability.
Introduction
High reliability requirements demand integrated circuits to be totally self-checking, strongly fault-secure or at least self-testing with respect to a set of target faults [AnMe73, SmMe78, NiCo881. In general a self-checking or selftesting system consists of a functional circuit, the output words of which belong to a certain code, and a checker that monitors the output of the functional circuit and indicates whether a code word or a noncode word has appeared. In general, checkers are self-checking with respect to single stuck-at faults.
To achieve the totally self-checking property can become a problem for checkers if they only receive a subset of all possible input code words, and therefore some faults will not be detected. A possible way to catch these faults is to provide the missing code words in an off-line test mode. One scheme for this purpose is the Unified Built-In Self-Test (UBIST) scheme IN5381 where self-exercising checkers can receive code words as well as noncode words from an internal test pattern generator during test mode.
Other methods consist of arranging the components of the checker according to the available code words [KhMc82, Khak821 or inserting flip-flops into the checker to get additional code words '&uRe90].
In less critical applications we can often provide lowcost error detection using self-testing and partially selfchecking circuits as alternative to the more expensive totally self-checking circuits Wake741. If the goal is only eventual (not immediate) detection of faults, the selftesting property ensures that all permanent faults and repeated intermittent faults are detected.
An approach to low-cost error detection is to restrict the set of faults for which the circuit has to be selfchecking to those faults that are reasonably likely to occur. Such a set of faults can be obtained for example through inductive fault analysis [SHEN85] . If this set is relatively small then not every input vector will detect a fault of this set. If only the self-testing property is required then not every vector that detects a fault of the set is needed for fault detection. If we are interested in detecting only the faults of the given set then for such vectors it is not sensible to check the circuit outputs for correctness.
The smallest set of input vectors that can detect the set of modeled faults is a minimal test set T for this fault set. If we check the outputs of the circuit only for inputs of T then we have some kind of deterministic lest, performed on-line. Besides, a high percentage of non-modeled faults is expected to be detected too.
A very simple concurrent checking scheme is the duplication check scheme where the outputs of a functional circuit F are compared with the outputs of a circuit F' which has to perform the same function as F or the complementary function [SeLi80] . If we check only for a subset of input words then F' has to perform the same function as F only for these words. For all other words F' can behave arbitrarily. The respective don'tcare conditions for these words can be used to minimize F' which results in a reduced duplicated circuit Fnd. An additional control circuit CC has to tell the checker when it has to check and when not. The resulting scheme is shown in Fig. 1 . Similar schemes can be derived for all circuits which generate systematic codes. Then, according to the set of . faults, the part of the circuit that generates the check bits of the code words can be minimized.
As an example consider the full adder of Fig. 2 . The test vectors abc-E {OOO, 010,101,111) =:T still guarantee the detction of 30 of 32 single stuck-at faults. For these vectors we have S = b and c+ = a. For the vectors of T we also have a @ c-= 0 whereas for all other vectors a@c-= 1 holds. Thus we can check the adder by an equality checker that is controlled by a and c-. A vector of T (a = c -) enables the equality checker (the word Sbc+a will be checked) whereas a vector that does not belong to T (a # c-) disables it (the checker gives a faultfree indication without checking Sbc+a). Here the circuit Fred simply consists of the lines a and b and the control circuit CC is represented by the lines a and c-.
The objective of this paper is to provide controllable self-checking checkers that can be used in such conditional concurrent checking schemes as described above. A controllable self-checking checker (CSCC) consists of two subcheckers -a usual code checker and a second checker that serves as a control unit, both self-checking. All control signals are realised in two-rail logic.
The paper introduces two types of CSC checkers. According to a pair of control signals each of the checkers performs its usual check function or indicates a fault-free behavior at its outputs regardless of the incoming input signals. Problems can arise if the checkers don't get enough code words to be self-checking. To provide the missing code words as well as noncode words a scheme is presented where the checkers can get the required words in an off-line test mode into which the checker enters automatically if a noncode word is indicated by CC.
The rest of this paper is organised as follows. First we will provide the basic definitions and concepts of selfchecking systems. In section 3 we present two types of controllable self-checking checkers -the OR-type and the XOR-type CSCC. In section 4 we propose a controllable checker that is supplemented by an internal test pattem generator that provides the missing code words to make the checker self-checking. We summarize our results in the conclusions. 
Definitions and Notations
In this section we provide the basic definitions for selfchecking circuits that will be used throughout this paper.
We will denote the input code space of the circuit by X and the output code space by Y. The output of the circuit is defined by a Boolean function f. Let @ be a set of physical faults and (p a fault in 0 . We will denote the function of the circuit containing the fault (p by f ( x , ( p ) .
The fault-free function will be denoted by f ( x , 0 ) . The following definitions are taken from [SmMe78] . In the sequel, we will refer to totally self-checking circuits as self-checking circuits, if not stated otherwise.
Since in the schemes we consider in this paper only a subset of circuit outputs will be checked for correctness we can assure the fault-secure property only for this subset. Therefore the concept of parrially self-checking circuits that was introduced in Wake741 for low-cost error detection is more appropriate for us.
Definition 4. A circuit is called partially self-checking with respect to @ if it is self-testing for X and faultsecure for a subset I G X .
Definition 5. A circuit is called code-disjoint if and only if
A circuit is a self-checking checker if and only if it is self-checking and codedisjoint.
For sets of faults the concepts of fault-secure and codedisjoint circuits can be extended to the concepts of strongly fault-secure [SmMe78] , strongly code-disjoint [NiCo88] and strongly self-checking [Jha93] circuits, but these classes of circuits will not be dealt with in this Paper.
Since we check the circuit outputs for a subspace of the input code space only we can detect circuit faults only if a word of this subspace is applied to the circuit. In the next section we will discuss the design of self-checking checkers that check the circuit outputs only for this subspace.
CSC Checkers
To perform conditional concurrent checking we need controllable self-checking checkers. The function of a CSC checker is defined as follows. The checker performs its usual function if it is instructed to check. If the checker is instructed not to check it indicates a fault-free behaviour at its outputs irrespective of the incoming input signals.
A very well known self-checking checker (SCC) is the two-rail checker (TRC) [CaSc68] . A possible implementation of a self-checking two-rail checker with two input pairs is shown in Fig. 3 . In a similar way we can design a checker that indicates a fault-free behaviour if at least one input pair ( a i , b i ) , i = 1,. . . , n , belongs to the two-rail code. Such a checker for two input pairs is shown in Fig. 4 . The checker consists of two 4-bit parity checkers (FC) and a TRC for two input pairs. As can easily be seen this checker 4. 2 Table 1 . Parity-Two-Rail Code.
As can be seen from Tab. 1, the code for this checker consists of two disjoint subcodes, the parity code and the two-rail code. Therefore we will denote this code as paritytwo-rail code. According to a word of C, one of the checkers PC1 and TRC respectively will indicate a code word and the other a noncode word which results in a parity code word as input for PC2.
The checker is self-checking if each of its components is self-checking. If we take the usual self-checking designs for the TRC and the two PCs the whole checker is selfchecking since the TRC and the PCl receive all their respective code words. A fault in one of the two checkers will result in a noncode word for PC2 and thus will be propagated to the output of the whole checker. The selfchecking property for the PC2 is guaranteed if one XORgate of PC1 has the inputs al and a2 and the other XOR- gate has the inputs 6, and 9 and if one XOR-gate of PC2 gets both inputs from TRC whereas the other XORgate gets both inputs from PCl. Then each XOR-gate of PC2 is tested exhaustively.
We can generalize this result in the following theorem. Theorem 1. Let C = U; =, Ci , Ci n C j = 0, be a code that consists of n disjoint subcodes Ci, i , j = 1, ..., n, i # j . If there is a self-checking checker for each subcode Ci such that both noncode word indications (0,O) and (1,l) can be generated by words x E C \ C j , j f i , then there exists a checker for C that is self-checking too. Proof. Since the subcodes Ci of C are disjoint, a code word x E C will produce an error-free indication at the output of exactly one Ci code checker, i = 1,. . . ,n , and an error indication at the outputs of all other Cj code checkers, j # i .
The two outputs of each Ci code checker can be connected to an XOR-gate as shown in Fig. 5 . The XORgates translate the outputs of the Ci code checkers into a l-out-of-n code. This code translator is self-checking since every Ci code checker can generate all output combinations and therefore each XOR-gate is tested exhaustively.
Since there are self-checking checkers for the l-out-ofn code for every n [AnMe73, Redd74, Davi78l, Khak821 the whole checker of Note that the Ci code subcheckers are checked in an unconventional way. Beyond their respective code words all of them receive noncode words from C \ Ci . They will therefore be checked also with noncode words.
Theorem 1 guarantees the existence of a self-checking checker for codes as described above. However, for many codes a self-checking checker will be much simpler as that of Fig. 5 . Consider again the code of Tab. 1. If we invert the bits a, and a2 then the noncode words will be transformed into two-rail code words. Therefore a TRC with the inputs a, and a2 and one output inverted (Fig. 6) is also a checker for the code of Tab. 1.
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Figure 6. Parity-Two-Rail Checker.
According to the code of Tab. 1 we will refer to this checker as Parity-Two-Rail Checker or shortly, P-TRC.
Observation 2. The function of the parity-two-rail checker is homomorphic to the logic OR function.
As we will see later the P-TRC will usually get non two-rail code words. Although a two-rail code word is also a code word for the checker the Occurance of two-rail code words will be an exception.
Theorem 2. The parity-two-rail checker is self-checking with respect to all single stuck-at faults if all parity code words are available as inputs for the checker.
Theorem 2 is also valid for the checker of Fig. 4 .
With the help of a P-TRC we are now able to design a CSCC. If the checker control signal indicates "CHECK ON" the checker has to monitor the inputs in the usual way. For the signal "CHECK OFF" the output of the checker has to be a two-rail code word irrespective of the input word. The desired function can be performed by the circuit shown in Fig. 7 . Based on Observation 2 we will denote this CSCC as OR-type CSCC.
The control signals ( c1, c2 ) E { (0, 0), ( 1.1)) (CHECK ON) instruct the checker to check the input word y of SCC. The output of the P-TRC then fully depends on the output of the SCC. For the control signals (cI,c2)~ ((0,1), (1,O) ) (CHECK OFF) the outputs of the P-TRC automatically indicate a fault-free behaviour, the correctness of the input word is not of interest.
The code words for this checker are shown in Tab. 2, where 'c' denotes a code word for SCC and I-' an arbitrary word (don't-cm).
If the two components of this checker are self-checking the controllable checker is self-checking too. For the SCC part of the CSCC it can be a problem to fulfill this requirement. SCC may receive only a few code words since Only a %Ibset Of inputs be code words for see. Table 2 . Code words of the OR-type CSCC.
because the control signal instructs the CSCC to indicate a fault-free behaviour.
If SCC does not get enough code words then we can modify the CSCC in such a way that we replace the P-TRC by a parity checker (PC) (Fig. 8) .
Observation 3. The PC function is homomorphic to the XOR function.
The difference to the OR-type CSCC is that two-rail code words are not allowed anymore as inputs for the control part of the CSCC. That means if the CSCC is instructed not to check then a correct output of SCC leads to an erroneous output of CSCC. Based on Observation 3 we will denote this CSCC as XOR-type CSCC.
The code words for the XOR-type CSCC are shown in Tab. 3, where 'c' denotes a code word for SCC and ' F' a noncode wod.
The outputs of CSCC are now also sensitized for those errors that result in mapping noncode words to code words through SCC. Therefore SCC will also be checked by noncode words, a lot of which are able to detect the faults of SCC. The PC part of the CSCC can be tested entirely by four code words [BOSS701 which are very probable to appear.
For the design of the circuits Fred and CC this means that Fred has to produce a "faulty" output if CC assigns CSCC not to check. Furthermore, to provide the necessary inputs (code words and noncode words) to make the CSCC self-checking, CC has to provide additional CHECK ON assignments (for missing code words) and/or for some inputs Fred has to produce specific 'erroneous' check bits to obtain the desired noncode words.
If the checker still does not get all necessary words to Table 3 . Code words of the XOR-type CSCC.
be self-checking then another possibility is to provide the missing code words as well as additional noncode words in an off-line test mode. A scheme for this purpose will be presented in section 4.
Other CSC Checker Realizations
The controllable checker shown in Fig. 9 is an ORtype checker and was presented in a similar form in Wake741 for partially self-checking systems. It is not self-checking since a stuck-at 1 at the output of the XOR gate cannot be detected. It can be made self-checking if the control inputs for the AND and the OR gate are realised independently.
Two XOR-type controllable checkers were proposed in [Nic88] where they are used as part of a self-exercising checker. In the design of the first checker (Fig. 10) the two control signals are used to manipulate the two outputs of the SCC. In the CHECK ON mode (c, = c,) both output lines of the checker will be inverted or they retain both their values. In the CHECK OFF mode inverted. The design of the second checker is based on a singleoutput checker (Fig. 11) . Single-output checkers can be used in schemes where they can receive code words as well as noncode words and therefore a stuck-at 'correct' at the checker output will be detected. The whole controllable checker has again two outputs. One checker output is the output of the SCC, the other the result of XORing c, and c 2 . The fault-free indication of SCC is expected to be logic '1'.
All three checkers can be designed using one control signal only as it was done originally in Wake741 and [Nic88] .
Conditional Concurrent Checking with SelfExercising Checkers
Unified Builr-In Self-Test (UBIST) [Nic88] is a possibility to combine concurrent checking and BIST techniques. Especially, the objective of the BIST mode in a UBIST scheme is to provide missing code words and additionally noncode words to ensure the self-checking property of the checker.
An important part of the UBIST scheme are the selfexercising checkers. A self-exercising checker consists of a code checker which is supplemented by a test pattern generator (TPG) to obtain the necessary words in the test mode. The general scheme of a self-execising checker is shown in Fig. 12 . As can be seen in Fig. 13 a self-exercising checker consists of an inner checker, the CSCC, and an outer checker, the whole checker. Both checkers have two control inputs. From outside, without knowing the inside structure of the checker it is not possible to distinguish one checker from the other. The main difference is that the CSCC automatically indicates a fault-free behaviour at its outputs when it gets a CHECK OFF signal whereas the self-exercising checker performs the next step of a BIST.
A self-exercising checker as shown in Fig. 13 can be included in a conditional checking scheme. The outputs of the control circuit CC are now used to switch between system mode and test mode of the checker. If a code word is indicated by CC the checker monitors the outputs of the functional circuit. If CC indicates a noncode word then the checker changes to test mode, and TPG and CNCI are instructed to generate the next test vector and the respective code word/noncode word indication.
Conclusions
Controllable self-checking checkers can be included into concurrent checking schemes where only an interesting subset of code words will be checked for correctness. For the remaining words the check function of the checker will be switched off and the checker indicates a fault-free behaviour. If the checker does not get enough code words to be self-checking it can be supported by BIST which is activated every time the checker gets a CHECK OFF signal.
We only discussed the design of controllable selfchecking checkers, but similar designs can be obtained if the controllable checkers have to be self-testing only, strongly code-disjoint or strongly self-checking.
Note that in the whole system different circuits will usually be checked at different times, and if checkers are provided with internal off-line test capability they will also be in BIST mode at different times. Conditional concurrent checking schemes can also be merged with conventional concurrent checking schemes since in the outside behaviour there is no difference between the two schemes.
